Skip to content
VUBuddy

CS302 Final Term Solved MCQs by Moaaz

Digital Logic Design PDF 489 KBUpdated 23 Oct 2026
Final term past paper CS302 Final Term Solved MCQs by Moaaz PDF 489 KB
vubuddy.com
Type
Final term past paper
Course
CS302 Digital Logic Design
Size
PDF 489 KB
Updated
23 Oct 2026
Free download 0 of 3 used today
Download free · 489 KB

You get 3 free files a day on the website. Add the Chrome extension for 30 a day.

Unlimited downloads in the Android app Get it free on Google Play

Preview text

Text from pages 1, 2, 3 of 51. Download the file for all 51 pages.

CS302- Digital Logic Design · LATEST SOLVED MCQS FROM FINAL TERM PAPERS · 19-12-2011 Latest Mcqs

PSMD01(IEMS)

Spring 2011

A 8-bit serial in / parallel out shift register contains the value “8”, _____ clock signal(s) will be required to shift the value completely out of the register.

  1. 1
  2. 2
  3. 4
  4. 8 (Page 356)

Correct answer: 8 (Page 356)

Q2. (1 marks)

  1. State variable, current state
  2. Current state, flip-flop output
  3. Current state and external input (Page 318)
  4. Input and clock signal applied
  5. Mod-6, Mod-10 (Page 299)
  6. Mod-50, Mod-10
  7. Mod-10, Mod-50
  8. Mod-50, Mod-6

Q4. (1 marks)

  1. True (Page 221)
  2. False
  3. Set-up time
  4. Hold time (Page 242)
  5. Pulse Interval time
  6. Pulse Stability time (PST)
  7. ENP, ENT (Page 285)
  8. ENI, ENC
  9. ENP, ENC
  10. ENT, ENI

____________ is said to occur when multiple internal variables change due to change in one input variable

  1. Clock Skew
  2. Race condition (Page 267)
  3. Hold delay
  4. Hold and Wait

Correct answer: Race condition (Page 267)

The _____________ input overrides the ________ input

  1. Asynchronous, synchronous (Page 369)
  2. Synchronous, asynchronous
  3. Preset input (PRE), Clear input (CLR)
  4. Clear input (CLR), Preset input (PRE)

Correct answer: Asynchronous, synchronous (Page 369)

A decade counter is __________.

  1. Mod-3 counter
  2. Mod-5 counter
  3. Mod-8 counter
  4. Mod-10 counter (Page 274)

Correct answer: Mod-10 counter (Page 274)

In asynchronous transmission when the transmission line is idle, _________

  1. It is set to logic low
  2. It is set to logic high (Page 356)
  3. Remains in previous state
  4. State of transmission line is not used to start transmission

Correct answer: It is set to logic high (Page 356)

A Nibble consists of _____ bits

  1. 2
  2. 4 (Page 394)
  3. 8
  4. 16

Correct answer: 4 (Page 394)

The output of this circuit is always ________.

  1. 1
  2. 0

Excess-8 code assigns _______ to “-8”

  1. 1110
  2. 1100
  3. 1000
  4. 0000 (Page 34)

Correct answer: 0000 (Page 34)

The voltage gain of the Inverting Amplifier is given by the relation ________

  1. Vout / Vin = - Rf / Ri (Page 446)
  2. Vout / Rf = - Vin / Ri
  3. Rf / Vin = - Ri / Vout
  4. Rf / Vin = Ri / Vout
  5. Look Up Table (Page 439)
  6. Local User Terminal
  7. Least Upper Time Period
  8. None of given options
All CS302 files →
CS302 Digital Logic Design All CS302 handouts, past papers, quizzes and MCQs in one place. Open course page

Get more out of VUBuddy, for free

Android app Free on Google Play
  • Unlimited downloads
  • The explanation behind every MCQ answer
  • Study offline on slow data
Get the Android app
Chrome extension Free on the Chrome Web Store
  • 30 downloads a day instead of 3
  • Sign in and buy Pro Semester here
Add to Chrome

One Pro Semester membership works in both the extension and the app.