Skip to content
VUBuddy

CS401 Short Notes

Computer Architecture and Assembly Language Programming PDF 877 KBUpdated 23 Oct 2026
Quiz CS401 Short Notes PDF 877 KB
vubuddy.com
Type
Quiz
Course
CS401 Computer Architecture and Assembly Language Programming
Size
PDF 877 KB
Updated
23 Oct 2026
Free download 0 of 3 used today
Download free · 877 KB

You get 3 free files a day on the website. Add the Chrome extension for 30 a day.

Unlimited downloads in the Android app Get it free on Google Play

Preview text

Text from pages 2, 3, 4 of 33. Download the file for all 33 pages.

Final Term Short Notes + MCQS

1. Which One of the following instruction is used to return from an interrupts service routine? (page 104)

Iret

2.

The fist parallel port LPTI has ports designed from____to______ (page 125) 378,37A

3.

_____is used for exporting keyboard services. (page 108)

INT 16

4.

Which of the following in the priority of interrupt Request (IRQ) 0? (Page 114)

Highest

5. Each of Bits of Points_____corresponds to one of the interrupts Request (IRQ) lines. (page 115)

6. If the_____flag is set, then after every instruction a type 1 interrupt will be generated automatically. (page 133)

Trap OR Interrupt

7.

______is/are the point number(s) for parallel point. (page 115)

8.

Which of the following stand for TSR? (page 121)

Terminate and Stay Resident 9. Which of the following is correct regarding the input frequency of programmable interval timer (PIT)? (Page 122)

It is Fixed

10. At the end of servicing an interrupt ________signal is used to inform the programmable interrupt controller (PIC) about it. (page 114)

EOI

Q11. In programmable interrupt controller which of the following ports is referred as interrupt mask register?

  1. 19
  2. 20
  3. 21
  4. 22

Q12. ________is the highest priority interrupt in interrupt controller

  1. IRQ 0
  2. IRQ 1
  3. IRQ 2
  4. IRQ 3

Q13. IRET returns on the basis of _________ and ___________

  1. CS, IP
  2. DS, IP
  3. CS, SS
  4. IP, SP

Q14. If __________ is set, the after every instruction a type 1 interrupt will be automatically generated.

  1. Parity flag
  2. Trap flag
  3. Carry flag
  4. Overflow flag

Q15. The interrupt handler uses _____________instruction to return back to the caller.

  1. IRET
  2. RETI
  3. INTR
  4. RET

Q16. Which of the following interrupt is used for Arithmetic overflow?

  1. INT 1
  2. INT 2
  3. INT 3
  4. INT 4

Q17. During the execution of INT instruction , some contents are pushed on to the stack , the order of pushing then is

  1. CS , IP and then FLAGS register
  2. IP,CS and then FLAGS register
  3. FLAGS register, CS and then IP
  4. FLAGS register, IP and the CS

Q18. Each of the bits at port ___________corresponding to one of the IRQ lines.

  1. 18
  2. 19
  3. 20
  4. 21

Q19. Which of the following pins of the parallel port connector are grounded?

  1. 10-18
  2. 18-25
  3. 25-32
  4. 32-39

Q20. Which of the following interrupts plays the most significant part during step debugging of a program?

  1. INT 0
  2. INT 1
  3. INT 2
  4. INT 3

Q21. Which of the following IRQs is connected to serial port COM 2?

  1. IRQ 0
  2. IRQ 1
  3. IRQ 2
  4. IRQ 3

Q22. Which of the following IRQs is connected to serial port COM 1?

  1. IRQ 4
  2. IRQ 5
  3. IRQ 6
  4. IRQ 7

Q23. Which of the following IRQs is used by the parallel port?

  1. IRQ 4
  2. IRQ 5
  3. IRQ 6
  4. IRQ 7

Q24. In programmable interrupt controller which of the following ports is used to selectively enabling or disabling interrupts?

  1. 19
  2. 20
  3. 21
  4. 22

Q25. The space where all the registers of task are stored is called ______

  1. Control block
  2. Process control block
  3. Stack
  4. Memory

Q26. Which of the following is the destination register in IN instruction?

  1. AL or AX
  2. BL or BX
  3. CL or CX
  4. DL or DX

Q27. Which of the following interrupts is used for saving and restoring the registers

  1. INT 6
  2. INT 7
  3. INT 8
  4. INT 0

Q28. In multitasking environment, which of the following structure is used to maintain the ordering of active PCBs?

  1. Array
  2. Register
  3. Linked List
  4. Stack

Q29. In multitasking which of the following interrupts is used as scheduler during context switching?

  1. INT 21
  2. INT 16
  3. INT 13
  4. INT 8

Q30. Which of the following are required for thread entry?

  1. CS and DS
  2. CS and IP
  3. IP and general purpose registers
  4. SS and SP
All CS401 files →
CS401 Computer Architecture and Assembly Language Programming All CS401 handouts, past papers, quizzes and MCQs in one place. Open course page

Get more out of VUBuddy, for free

Android app Free on Google Play
  • Unlimited downloads
  • The explanation behind every MCQ answer
  • Study offline on slow data
Get the Android app
Chrome extension Free on the Chrome Web Store
  • 30 downloads a day instead of 3
  • Sign in and buy Pro Semester here
Add to Chrome

One Pro Semester membership works in both the extension and the app.