Skip to content
VUBuddy

CS401 Final Term Solved MCQs File 2 by Junaid

Computer Architecture and Assembly Language Programming PDF 1.2 MBUpdated 23 Oct 2026
Final term past paper CS401 Final Term Solved MCQs File 2 by Junaid PDF 1.2 MB
vubuddy.com
Type
Final term past paper
Course
CS401 Computer Architecture and Assembly Language Programming
Size
PDF 1.2 MB
Updated
23 Oct 2026
Free download 0 of 3 used today
Download free · 1.2 MB

You get 3 free files a day on the website. Add the Chrome extension for 30 a day.

Unlimited downloads in the Android app Get it free on Google Play

Preview text

Text from pages 2, 3, 4 of 25. Download the file for all 25 pages.

Q1. In programmable interrupt controller which of the following ports is referred as interrupt mask register?

  1. 19
  2. 20
  3. 21
  4. 22

Q2. ________is the highest priority interrupt in interrupt controller

  1. IRQ 0
  2. IRQ 1
  3. IRQ 2
  4. IRQ 3

Q3. IRET returns on the basis of _________ and ___________

  1. CS, IP
  2. DS, IP
  3. CS, SS
  4. IP, SP

Q4. If __________ is set, the after every instruction a type 1 interrupt will be automatically generated.

  1. Parity flag
  2. Trap flag
  3. Carry flag
  4. Overflow flag

Q5. The interrupt handler uses _____________instruction to return back to the caller.

  1. IRET
  2. RETI
  3. INTR
  4. RET

Q6. Which of the following interrupt is used for Arithmetic overflow?

  1. INT 1
  2. INT 2
  3. INT 3
  4. INT 4

Q7. During the execution of INT instruction , some contents are pushed on to the stack , the order of pushing then is

  1. CS , IP and then FLAGS register
  2. IP,CS and then FLAGS register
  3. FLAGS register, CS and then IP
  4. FLAGS register, IP and the CS

Q8. Each of the bits at port ___________corresponding to one of the IRQ lines.

  1. 18
  2. 19
  3. 20
  4. 21

Q9. Which of the following pins of the parallel port connector are grounded?

  1. 10-18
  2. 18-25
  3. 25-32
  4. 32-39

Q10. Which of the following interrupts plays the most significant part during step debugging of a program?

  1. INT 0
  2. INT 1
  3. INT 2
  4. INT 3

Q11. Which of the following IRQs is connected to serial port COM 2?

  1. IRQ 0
  2. IRQ 1
  3. IRQ 2
  4. IRQ 3

Q12. Which of the following IRQs is connected to serial port COM 1?

  1. IRQ 4
  2. IRQ 5
  3. IRQ 6
  4. IRQ 7

Q13. Which of the following IRQs is used by the parallel port?

  1. IRQ 4
  2. IRQ 5
  3. IRQ 6
  4. IRQ 7

Q14. In programmable interrupt controller which of the following ports is used to selectively enabling or disabling interrupts?

  1. 19
  2. 20
  3. 21
  4. 22

Q15. The space where all the registers of task are stored is called ______

  1. Control block
  2. Process control block
  3. Stack
  4. Memory

Q16. Which of the following is the destination register in IN instruction?

  1. AL or AX
  2. BL or BX
  3. CL or CX
  4. DL or DX

Q17. Which of the following interrupts is used for saving and restoring the registers

  1. INT 6
  2. INT 7
  3. INT 8
  4. INT 0

Q18. In multitasking environment, which of the following structure is used to maintain the ordering of active PCBs?

  1. Array
  2. Register
  3. Linked List
  4. Stack

Q19. In multitasking which of the following interrupts is used as scheduler during context switching?

  1. INT 21
  2. INT 16
  3. INT 13
  4. INT 8

Q20. Which of the following are required for thread entry?

  1. CS and DS
  2. CS and IP
  3. IP and general purpose registers
  4. SS and SP

Q21. The time interval between two timer tick is?

  1. 40 ms
  2. 45 ms
  3. 50 ms
  4. 55 ms

Q22. Which of the following flag can be used for mathematical operations?

  1. Direction Flag
  2. Carry Flag
  3. Trap Flag
  4. Interrupt Flag

Q23. In multi tasking, the process of saving and restoring to values of registers from a process control block (PCB) is called _________

  1. Context switching
  2. Context saving
  3. Context restoring
  4. Code switching

Q24. When two devices in a system want to use the same IRQ line, is referred as:

  1. IRQ Collision
  2. IRQ Conflict
  3. IRQ Crash
  4. IRQ Blockage

Q25. An End of Interrupt (EOI) signal is sent by

  1. Handler
  2. Processor
  3. IRQ
  4. PIC
All CS401 files →
CS401 Computer Architecture and Assembly Language Programming All CS401 handouts, past papers, quizzes and MCQs in one place. Open course page

Get more out of VUBuddy, for free

Android app Free on Google Play
  • Unlimited downloads
  • The explanation behind every MCQ answer
  • Study offline on slow data
Get the Android app
Chrome extension Free on the Chrome Web Store
  • 30 downloads a day instead of 3
  • Sign in and buy Pro Semester here
Add to Chrome

One Pro Semester membership works in both the extension and the app.