Skip to content
VUBuddy

CS302 Midterm MCQs Set 2 by VU Topper RM

Digital Logic Design PDF 1.3 MBUpdated 23 Oct 2026
Midterm past paper CS302 Midterm MCQs Set 2 by VU Topper RM PDF 1.3 MB
vubuddy.com
Type
Midterm past paper
Course
CS302 Digital Logic Design
Size
PDF 1.3 MB
Updated
23 Oct 2026
Free download 0 of 3 used today
Download free · 1.3 MB

You get 3 free files a day on the website. Add the Chrome extension for 30 a day.

Unlimited downloads in the Android app Get it free on Google Play

Preview text

Text from pages 2, 3, 4 of 83. Download the file for all 83 pages.

On a Karnaugh map, grouping the 0s produces

A. a SOP expression

B. a "don't care" condition C. AND-OR logic D. a POS expression

A logic circuit that determines if one input is equal to another is called a_________.

A. Comparator

B. Encoder C. Multiplexer D. Adder

A _________ can not operate without a memory element. A. Cell B. Unit C. Clock

D. Counter Page 211

Boolean algebra is the _______ of Digital Systems. A. Science B. Equation C. Expression

D. Mathematics Page 71

A logic circuit for the expression X = A'B + AB' can be implemented using ________. A. three AND gates, two OR gates, one inverter B. two AND gates, two OR gates, two inverters

C. two AND gates, one OR gate, two inverters

D. two AND gates, one OR gate In K-map simplification method, a group of four adjacent 1's lead to a term with_________ A. Three literals less than the total number of variables

B. Two literals less than the total number of variables

C. One literal less than the total number of variables D. Four literals less than the total number of variables

The 4-variable Karnaugh Map (K-Map) has _______ cells for min or max terms A. 12

B. 16

C. 4 D. 8

In look ahead circuits P stands for_______. A. Carry generate. B. Carry propagate. C. Carry input. D. Propagation delay.

The OLMC can be configured to provide a feedback input signal to the AND gate array input. There are ___________ possibilities. A. Two B. Five C. Four

D. Three Page 200

The problem of excessive delays caused by carry propagation can be reduced by a _______ circuit.

A. Carry Look Ahead

B. Full Adder C. Ripple Carry Adder D. Half Adder Half-Adder Logic circuit contains _____ XOR Gates. A. 0 B. 3

C. 1

D. 2

_________ is the example of Commutative Law for Multiplication A. A+B=B+A B. A(B+C) = B(A+C)

C. AB=BA

D. AB+C = A+BC

The OLMC of the GAL16V8 is similar to the OLMC of the ______________ with some enhancements. A. GAL14V10

B. GAL22V10

C. GAL12V10 D. GAL16V10

Multiplexers can be interpreted as _________.

A. Many-to-One

B. Many-to-Many C. One-to-One D. One-to-Many

In Complex mode of GAL16V8, OLMCs can be configured in _________ ways. A. 5

B. 4

C. 2 D. 3

All CS302 files →
CS302 Digital Logic Design All CS302 handouts, past papers, quizzes and MCQs in one place. Open course page

Get more out of VUBuddy, for free

Android app Free on Google Play
  • Unlimited downloads
  • The explanation behind every MCQ answer
  • Study offline on slow data
Get the Android app
Chrome extension Free on the Chrome Web Store
  • 30 downloads a day instead of 3
  • Sign in and buy Pro Semester here
Add to Chrome

One Pro Semester membership works in both the extension and the app.