Skip to content
VUBuddy

CS302 Midterm Past Papers 4

Digital Logic Design PDF 261 KBUpdated 23 Oct 2026
Midterm past paper CS302 Midterm Past Papers 4 PDF 261 KB
vubuddy.com
Type
Midterm past paper
Course
CS302 Digital Logic Design
Size
PDF 261 KB
Updated
23 Oct 2026
Free download 0 of 3 used today
Download free · 261 KB

You get 3 free files a day on the website. Add the Chrome extension for 30 a day.

Unlimited downloads in the Android app Get it free on Google Play

Preview text

Text from pages 1, 2, 3 of 5. Download the file for all 5 pages.

MIDTERM EXAMINATION Fall 2009 CS302- Digital Logic Design

Q1. Which of the number is not a representative of hexadecimal system (1 marks)

  1. 1234
  2. ABCD
  3. 1001
  4. DEFH

Correct answer: 1001

Q2. The Unsigned Binary representation can only represent positive binary numbers (1 marks)

  1. True
  2. False

Correct answer: True

Q3. The values that exceed the specified range can not be correctly represented and are considered as ________ (1 marks)

  1. Overflow
  2. Carry
  3. Parity
  4. Sign value

Correct answer: Overflow

Q4. The 4-bit 2’s complement representation of “-7” is _____________ (1 marks)

  1. 0111
  2. 1111
  3. 1001
  4. 0110

Correct answer: 1001

L-2

Q5. AC (1 marks)

C B A B A is an example of ________

  1. Product of sum form
  2. Sum of product form
  3. Demorgans law
  4. Associative law

Correct answer: Sum of product form

Q6. The diagram given below represents __________ (1 marks)

  1. Demorgans law
  2. Associative law
  3. Product of sum form
  4. Sum of product form

Correct answer: Sum of product form

Q7. The output of an AND gate is one when _______ (1 marks)

  1. All of the inputs are one
  2. Any of the input is one
  3. Any of the input is zero
  4. All the inputs are zero

Correct answer: All of the inputs are one

Q8. The 4-variable Karnaugh Map (K-Map) has _______ cells for min or max terms (1 marks)

  1. 4
  2. 8
  3. 12
  4. 16

Correct answer: 16

Q9. A BCD to 7-Segment decoder has (1 marks)

  1. 3 inputs and 7 outputs
  2. 4 inputs and 7 outputs
  3. 7 inputs and 3 outputs
  4. 7 inputs and 4 outputs

Correct answer: 4 inputs and 7 outputs

Q10. Two 2-input, 4-bit multiplexers 74X157 can be connected to implement a ____ multiplexer. (1 marks)

  1. 4-input, 8-bit
  2. 4-input, 16-bit
  3. 2-input, 8-bit
  4. 2-input, 4-bit

Q11. The PROM (1 marks)

consists of a fixed non-programmable ____________ Gate array configured as a decoder.

  1. AND
  2. OR
  3. NOT
  4. XOR

Correct answer: AND

Q12. In ABEL the variable ‘A’ is treated separately from variable ‘a’ (1 marks)

  1. True
  2. False

Correct answer: True

Q13. The ABEL notation equivalent to Boolean expression A+B is: (1 marks)

  1. A & B
  2. A ! B
  3. A # B
  4. A $ B

Correct answer: A # B

L-21

Q14. If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________. (1 marks)

  1. SET
  2. RESET
  3. Clear
  4. Invalid

Correct answer: SET

Q15. Demultiplexer has (1 marks)

  1. Single input and single outputs.
  2. Multiple inputs and multiple outputs.
  3. Single input and multiple outputs.
  4. Multiple inputs and single output.

Correct answer: Single input and multiple outputs.

All CS302 files →
CS302 Digital Logic Design All CS302 handouts, past papers, quizzes and MCQs in one place. Open course page

Get more out of VUBuddy, for free

Android app Free on Google Play
  • Unlimited downloads
  • The explanation behind every MCQ answer
  • Study offline on slow data
Get the Android app
Chrome extension Free on the Chrome Web Store
  • 30 downloads a day instead of 3
  • Sign in and buy Pro Semester here
Add to Chrome

One Pro Semester membership works in both the extension and the app.