Skip to content
VUBuddy

CS302 Final Term Quiz 4 by VU Topper RM

Digital Logic Design PDF 371 KBUpdated 23 Oct 2026
Final term past paper CS302 Final Term Quiz 4 by VU Topper RM PDF 371 KB
vubuddy.com
Type
Final term past paper
Course
CS302 Digital Logic Design
Size
PDF 371 KB
Updated
23 Oct 2026
Free download 0 of 3 used today
Download free · 371 KB

You get 3 free files a day on the website. Add the Chrome extension for 30 a day.

Unlimited downloads in the Android app Get it free on Google Play

Preview text

Text from pages 1, 3, 4 of 46. Download the file for all 46 pages.

Studocu is not sponsored or endorsed by any college or university

CS302 Quiz-4 File By Vu Topper RM

Digital Logic and Design (Virtual University of Pakistan)

Studocu is not sponsored or endorsed by any college or university

CS302 Quiz-4 File By Vu Topper RM

Digital Logic and Design (Virtual University of Pakistan)

Q1. Vu-Topper RM (1 marks)

The next state table for REQ1, FLOOR1 and OPEN inputs indicates that the____can be pressed at any time either on the first floor or the second floor in elevator. A. REQ0 B. OPEN

C. REQ1 Page 370

D. FLOOR1

Q2. Vu-Topper RM (1 marks)

A decade counter is ________ A. Mod-3 counter B. Mod-5 counter C. Mod-8 counter

D. Mod-10 counter Page 274

Q3. Vu-Topper RM (1 marks)

The operation of J-K flip-flop is similar to that of the SR flip-flop except that the J-K flip-flop ___________

A. Doesn’t have an invalid state Page 232

B. Sets to clear when both J = 0 and K = 0 C. It does not accept asynchronous inputs D. It does not show transition on change in pulse

Q4. Vu-Topper RM (1 marks)

_________ Yellow signal controlling the traffic on the East-West section.

A. EWYel Page 375

B. NSRed C. EWRed D. TMRST

Q5. Vu-Topper RM (1 marks)

An 8-bit converter requires_______weighted resistors which have exact values otherwise the output of the converter is not accurate. A. Seven B. Ten

C. Eight Page 451

D. Nine

Q6. Vu-Topper RM (1 marks)

ROMs and PROMs retains information ________________ even if the supply voltage is removed. A. Two days B. Four days

C. Permanently Page 417

D. Ten days

Q7. Vu-Topper RM (1 marks)

Two states are said to be equal if they have exactly same______. A. Output

B. Input Page 325

C. Both D. None

Q8. Vu-Topper RM (1 marks)

To implement the counter using S-R flip-flops instead of J-K flip-flops, the _____ transition table is used.

A. S-R Page 316

B. D-R C. J-K D. None

All CS302 files →
CS302 Digital Logic Design All CS302 handouts, past papers, quizzes and MCQs in one place. Open course page

Get more out of VUBuddy, for free

Android app Free on Google Play
  • Unlimited downloads
  • The explanation behind every MCQ answer
  • Study offline on slow data
Get the Android app
Chrome extension Free on the Chrome Web Store
  • 30 downloads a day instead of 3
  • Sign in and buy Pro Semester here
Add to Chrome

One Pro Semester membership works in both the extension and the app.